



TITLE	SHEET
COVER SHEET	1
BLOCK DIAGRAM	2
RESET&CLK MAP	3
SPEC&CHANGE LIST	4
PROCESSOR K8 754	5,6,7,8,9
DDR 1	10
DDR 2	11
DDR ADD/CTL/VTT TERMINATI	12
NORTH BRIDGE(C51G)	13,14,15
SOURTH BRIDGE(MCP51G)	16,17,18,19
PCI 1&2	20
FRONT PANEL HEADER	21
PCI EXPRESS X16 & X1	22
IDE CONN	23
POWER CONN & FAN CONTROL	24
FLOOPY / KB / MOUSE / CMOS	25
VGA CONN & TV OUT	26
USB DEVICE	27
SERIAL & PARALLEL	28
AUDIO CODEC	29
AUDIO CONN	30
VCORE POWER SUPPLY	31
MEM VREG/MEM VTT	32
LPC SUPER IO(IT8712)	33
FLASH ROM & H/W MON	34
POWER SEQUENCING	35
LAN 10/100/1000	36
OVER VOLTAGE	37
C51 CORE	38
BOM	39


CRU51-M7

CRU51G+MCP51G

VER:1.3A

		映泰股份有限公司 BIOTSTAR GROUP	
Title COVER SHEET			
Size	Document Number		Rev
Custom	CRU51-M7		1.3
Date:	Monday, April 10, 2006		Sheet 1 of 39







CPU VID TABLE			
VID [4..0]	VDD	VID [4..0]	VDD
0X00000	1.550V	0X10000	1.150V
0X00001	1.525V	0X10001	1.125V
0X00010	1.500V	0X10010	1.100V
0X00011	1.475V	0X10011	1.075V
0X00100	1.450V	0X10100	1.050V
0X00101	1.425V	0X10101	1.025V
0X00110	1.400V	0X10110	1.000V
0X00111	1.375V	0X10111	0.975V
0X01000	1.350V	0X11000	0.950V
0X01001	1.325V	0X11001	0.925V
0X01010	1.300V	0X11010	0.900V
0X01011	1.275V	0X11011	0.875V
0X01100	1.250V	0X11100	0.850V
0X01101	1.225V	0X11101	0.825V
0X01110	1.200V	0X11110	0.800V
0X01111	1.175V	0X11111	0.775V

SMBUS ADDRESS MAP		
DEVICE	SMBUS #	ADDRESS
SLOT		
DIMM 0	0	1010 000 = 0X50
DIMM 1	0	1010 001 = 0X51
DIMM 2	0	1010 010 = 0X52
DIMM 3	0	1010 011 = 0X53
SIO	1	0101 101 = 0X2D
PCI SLOT 1	1	ARP
PCI SLOT 2	1	ARP
PCI SLOT 3	1	ARP
PCI SLOT 4	1	ARP
DDC BUS	A	?
DDC BUS	B	?

22U/25DE	5*7 mm
100U/16DE	6.3*11 mm
220U/10DE	6.3*11 mm
470U/16DE	8*11 mm
1000U/10DE	8*14 mm
1500U/16DE	10*25 mm
3300U/25DE	10*25 mm



TO-263
PHB55N03
90N02



TO-252
20N03
TM3055TL-S
PHD55N03



SOT-223
AMS1117



SOT-23
LM431



SOT-23
2N7002
SI2303S
SI2301S



SOT-23
2N3904
2N3906
MMBT2907A
2N2222A



SOT-23
BAT54C
BAT54S



TO-92
LM431
78L05-D
LM432

TO-92
2N2222A
2N2097A

TO-92
HSD882-D


PCI INTERRUPT/IDSEL MAP								
BACK PANEL	PCI BUS#	DEVICE#	IDSEL PIN	PCI SLOT	PCI SLOT	PCI SLOT	PCI SLOT	REQ/GNT
SLOT				INTA*	INTB*	INTC*	INTD*	
1	01	0X05	27	P INTZ*	P INTW*	P INTX*	P INTY*	5/5
2	01	0X06	26	P INTY*	P INTZ*	P INTW*	P INTX*	4/4
3	01	0X07	25	P INTX*	P INTY*	P INTZ*	P INTW*	3/3
4	01	0X08	24	P INTW*	P INTX*	P INTY*	P INTZ*	2/2
5	01	0X09	23	P INTZ*	P INTW*	P INTX*	P INTY*	1/1
6	01	0X0A	22	P INTY*	P INTZ*	P INTW*	P INTX*	0/0

PCI DEVICE MAP				
DEVICE	PCI BUS#	FUNCTION	IDSEL PIN	DEVICE ID
MCP51	MCP51 LOGICAL PCI BUS 0	0X01-0X0F	--	--
MAC /MAC	0	XA	0	0X56/57
PCI-PCI BRIDGE	0	X9	0	0X005C
SATA1	0	X8	0	0X0055
SATA0	0	X8	0	0X0054
IDE	0	X6	0	0X0053
MODEM CODEC	0	X4	1	0X0058
AUDIO CODEC	0	X4	0	0X0059
USB 2.0	0	X2	1	0X005B
USB 1.1	0	X2	0	0X005A
SHAPE TRIM	0	X1	2	0X005F
LDT	0	X0	0	0X005E
SMBUS2	0	X1	1	0X0052
LEGACY SLAVE	0	?	?	0X00D3
LPC	0	X1	0	0X0050/51
LOGICAL PCI BUS	1	?	?	?
PCI SLOT 1				
PCI SLOT 2				
PCI SLOT 3				
PCI SLOT 4				
PCI SLOT 5				

N51IGP-A7


1. CPU --- AMD Socket 754(3-Phase Power)
2. CHIPSET --- NF C51 IGP + NF MCP51
3. MEMORY --- DDR SDRAM X 2 (Max. 2GB)
4. SLOTS --- PEX X16 (x1),PEX X1 (x1),PCI (x2)
5. CODEC --- Realtek ALC655 5.1 Channel Audio
6. LAN PHY --- RTL8201
7. LPC/SIO --- IT8712F
8. SATA -- INTEGRATED
9. PCB Size --- 24.4cmx24.4cm, 4-Layer

CHANGE LIST



Clawhammer DDR Interface

+1.25VREF_CLAW



LAYOUT: Place on the bottom of the board.

LAYOUT: Place 39pF EMI cap near output

LAYOUT: Locate caps close to socket.



Title			K8 CNTL/STRAPS
Size	Document Number	Rev	
Custom	CRU51-M7	1.3	
Date:	Wednesday, April 12, 2006	Sheet	6 of 39

LAYOUT: Route +2.5VDDA approx. 50mil wide and 500mils long.(Reference to ground)

CPU1C

BGA754S-DIP

+3.3V_STBY

C69

2200P 50V X7R

NI

U2

LM90 MSOP8

NI

R36

0/N

R276

680

R42

0

R40

0

+2.5VDDA

CPU_THERMDA 33

CPU_THERMDC 33,34

ROUTING : 10/10/10

AG13

VID4

AG14

VID3

AG14

VID2

AG15

VID1

AG15

VID0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18

BP1

AG17

BP0

AG18


BP1

AG17


BP0

AG18

Clawhammer Power and Ground Connections








LAYOUT: Place 6 EMI caps along bottom right side of CPU, 2 in middle of HT link, and 12 along bottom left side of CPU.




LAYOUT: Place in uPGA socket cavity.

LAYOUT: Place 1000p caps between VRM & CPU..


LAYOUT: Place 1 cap every 1~1.5" along VCORE perimeter.






LAYOUT: Located close to socket










2.5V/150mA











LAYOUT: Place alternating caps to GND and +2.5VDIMM in a single line along VTT island.
LAYOUT: Place a cap every 1 inch on VTT trace between Clawhammer and DDR.





LAYOUT: Place on backside, evenly spaced around VTT fill.




1000UF 6.3V 8X12









$$V_{out} = V_{ref} (1.25V) \times (1 + R2/R1) \approx 2.5V$$






C51 DECOUPLING









	PCI SLOT 1	PCI SLOT 2
PCICLK	PCI_CLKSLOT1	PCI_CLKSLOT2
INTR	PCI_INTY*	PCI_INTW*
IDSEL	PCI_AD22	PCI_AD24
GNT/REQ	PCI_GNT*1/REQ*1	PCI_GNT*2/REQ*2

映泰股份有限公司
BIOSTAR GROUP

Title: PCI SLOT 1&2



Size: Custom


Date: Wednesday, April 12, 2006


Sheet: 20 of 39

Rev: 1.3



CRU51-M7














FLOPPY CONNECTOR









Title			FLOOY ,KEYBOARD & MOUSE ,CMOS CLEAR
Size	Document Number	CRU51-M7	
Custom			Rev 1.3
Date:	Wednesday, April 12, 2006	Sheet 25 of 39	












LINE-IN



LINE-OUT







MIC-IN




FOR EMI

AUDIO ANALOG POWER



ISL6566CR FOR K8 939 POWER CKT



over voltage , control from ATXP01

RB


37	OV_VCORE0	PR40	4.02K 1% /NIOVL
37	OV_VCORE1	PR41	2.37K 1% /NIOVL
37	OV_VCORE2	PR42	1.58K 1% /NIOVL






Title	VCORE POWER SUPPLY
-------	--------------------

Size	Document Number
Custom	CRU51-M7


Date: Wednesday, April 12, 2006 Sheet 31 of 39





[illegible]




POWER SEQUENCING





RTL8201





RTL8201CL TQFP48
PHY address set to 00001h




R279 is reserved for 8201CL/CP LED Mode Change to compatible with BL

R280 is reserved for ensuring 8201BL/CL/CP latch to UTP Mode.




R281 is reserved for ensuring 8201CL/CP latch to normal operation mode.




RTL8201BL : R1(NC); C1(NC)
RTL8201CL/CP : R1(0 ohm); C1(0.1uF)



RTL8201BL : R2(NC)
RTL8201CL/CP : R2(0 ohm)



Title			LAN (RTL8100B)
Size	Document Number	CRU51-M7	
Date:	Wednesday, April 12, 2006	Sheet	36 of 39
Rev	1.3		




Dimm over volgate	DIMM0 GPIO	DIMM1 GPIO
Default	3	4
2.72V	0	1
2.82V	1	0
2.93V	0	0

VCORE_OVL	VCORE0 GPIO0	VCORE1 GPIO1
Default 1.550V	1	1
1.602V	0	1
1.653V	1	0
1.705V	0	0

OV_DIMM0 R292 22K NI >>> +2.6VDIMM_FB 32 OV_VCORE0 R293 3K 1% NI >>> OVL 31


OV_DIMM1 R294 12.1K 1% NI >>> +2.6VDIMM_FB 32 OV_VCORE1 R295 1.5K 1% NI >>> OVL 31




+2.6VDIMM_FB	VDIMM0	VDIMM1
Default 2.656V	1	1
2.72V	0	1
2.82V	1	0
2.93V	0	0

VCORE_OVL	VCORE0	VCORE1
Default 1.550V	1	1
1.602V	0	1
1.653V	1	0
1.705V	0	0

CK51 CORE



CORE VOLTAGE	OV_CHIP0	OV_CHIP1
+1.2V	1	1
+1.25V	0	1
+1.3V	1	0
+1.35V	0	0



Title			
C51 CORE			
Size	Document Number	Rev	
Custom	CRU51-M7	1.3	
Date:	Wednesday, April 12, 2006	Sheet	38 of 39

JDDR_OV>3V(2_3)
JUMPER 2P R /NI

JUSBV1(1_2)
JUMPER 2P R

JUSBV2(1_2)
JUMPER 2P R

JFAUDIO1(5_6)
JUMPER 2P B


JFAUDIO1(9_10)
JUMPER 2P B

JFAUDIO1(11_12)
JUMPER 2P B

JFAUDIO1(13_14)
JUMPER 2P B

JCMOS1(1_2)
JUMPER 2P B

PCB



CRU51-M7 1.3

(PCB)



POLON 245x220



3V BATTERY SONY

(ROM1)



PLCC 4MF+L

(CPU1)



K8RM

(U8)




NBHN

(U12)



SBNP SMALL



Title BOM			
Size B	Document Number CRU51-M7		Rev 1.3
Date:	Monday, April 10, 2006		Sheet 39 of 39